

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/743,171	12/22/2003	Karl H. Jacobs	TI-36859 (UNITI-173XX) 7745		
7:	590 05/06/2005	EXAMINER			
W. Daniel Swayze, Jr. Esq.			LUU, AN T		
Texas Instrume	nts Incorporated				
M/S 3999	-	ART UNIT	PAPER NUMBER		
P.O. Box 65547		2816			
Dallas, TX 75265			DATE MAILED: 05/06/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)	_
Office Action Summary		10/743,17	71	JACOBS ET AL.	AM
		Examiner		Art Unit	
		An T. Luu		2816	<u> </u>
Period fo	The MAILING DATE of this communicator Reply	tion appears on the	cover sheet with the c	orrespondence add	dress
THE - Exte after - If the - If NO - Faile Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA nsions of time may be available under the provisions of 3i SIX (6) MONTHS from the mailing date of this communic period for reply specified above is less than thirty (30) date period for reply is specified above, the maximum statuto are to reply within the set or extended period for reply will, reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	TION. 7 CFR 1.136(a). In no evo- action. ays, a reply within the state ry period will apply and with by statute, cause the apple.	ent, however, may a reply be time story minimum of thirty (30) days Il expire SIX (6) MONTHS from ication to become ABANDONE	nely filed s will be considered timely the mailing date of this co D (35 U.S.C. § 133).	
Status					
1)🛛	Responsive to communication(s) filed of	on <u>06 April 2005</u> .			•
2a)⊠		☐ This action is n	on-final.		
3)□	Since this application is in condition for closed in accordance with the practice		•	•	merits is
Disposit	ion of Claims				
_	Claim(s) <u>1-37</u> is/are pending in the apple 4a) Of the above claim(s) is/are vectorial claim(s) is/are allowed. Claim(s) <u>1,2,7,10,11,19-21,26 and 31</u> is Claim(s) <u>3-6,8,9,12-18,22-25,27-30,32-</u> Claim(s) are subject to restriction	withdrawn from co s/are rejected. 37 is/are objected	to.		-
Applicat	ion Papers				
9)□	The specification is objected to by the E	xaminer.			
10)	The drawing(s) filed on is/are: a)	☐ accepted or b)	objected to by the l	Examiner.	•
	Applicant may not request that any objection	- ,	-	• •	
11)	Replacement drawing sheet(s) including the The oath or declaration is objected to by				• •
Priority (under 35 U.S.C. § 119				
а)	Acknowledgment is made of a claim for All b) Some * c) None of: 1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International See the attached detailed Office action for	cuments have bee cuments have bee he priority docume Bureau (PCT Rul	n received. n received in Applicati ents have been receive e 17.2(a)).	on No ed in this National	Stage
Attachmen	t(s)		_		
2) 🔲 Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO- mation Disclosure Statement(s) (PTO-1449 or PTO	•	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P	ate)-152)
1)	e of References Cited (PTO-892)	•		ate)-152)

Application/Control Number: 10/743,171

Art Unit: 2816

DETAILED ACTION

Applicant's Amendment filed on 4-6-05 has been received and entered in the case. The rejections set forth in the previous Office Action are maintained as indicated below.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 2, 7, 10-11, 19-21, 26 and 31 are rejected under 35 U.S.C. 102(b) as being anticipated by the Petted et al reference (U.S. Patent 5,153,469).

Petted discloses in figures 2 and 3 an apparatus comprising an input voltage node (input of 30); an output voltage node (common node of W1 and W2) coupleable to a load (W1); a first circuit node (at gate of W2); a first transistor W2 having gate, source, and a drain, the drain of the first transistor being coupled to the output voltage node, source of first transistor being coupleable to a first voltage source (GND), wherein the first transistor biased to operate within its active operating region; feedback resistor 52 having first and second terminals coupled to the output voltage node and the first circuit node, respectively, the feedback resistor being connected between the gate and the drain first transistor; and an input resistor (30) having first and second terminals coupled to the second terminal of the feedback resistor and the input voltage node, respectively, as required by claim 1. It is noted that the limitation "wherein the control circuit is operative to provide ramped down voltage signal at the output voltage node that linearly tracks a

Application/Control Number: 10/743,171

Art Unit: 2816

first ramped voltage signal applied to the input voltage node" is seen as a result derived from the above apparatus.

As to claim 2, col. 3, lines 20-25, indicates that transistor W2 can be either NMOS or PMOS.

As to claim 7, circuit 10 in figure 2 is seen as a level shifting circuit coupled between the second terminal of the input resistor 30 and input voltage node.

As to claim 10, resistor 54 is seen as a bias current source coupled to the gate of the first transistor. Further, it is inherent that the bias current source being operative to bias the first transistor within its active operating region.

As to claim 11, the scope of claim is similar to that of claim 10. Therefore, it is rejected for the same reason set forth above.

As to claims 19-21, 26 and 31, they are rejected for reciting a method/step derived from apparatus described in claims 1, 2, 7, and 10-11 as noted above.

Response to Arguments

3. Applicant's arguments filed 4-6-05 have been fully considered but they are not persuasive.

Applicant argues that "Petted does not disclose or suggest the presently claimed invention including the control circuit being operative to provide a ramped down voltage signal at the output voltage node that linearly tracks a first ramp up voltage signal applied to the input voltage node in independent claim 1".

Examiner respectfully disagrees with Applicant's position for the following reasons:

a. As voltage increases at the input (i.e., ramp up the gate of transistor), transistor 42 gradually turns on (i.e., conducting) to pull the output node down to Ground (i.e., ramp down voltage signal at the output voltage node). In other words, Petted's circuit suggests the limitation a ramped down voltage signal at the output voltage node linearly tracks a first ramp up voltage signal applied to the input voltage node.

b. Petted discloses each and every component required by the recitation of claim 1, including their configuration relationships. Therefore, the operation of Petted's circuit must be the same as that of required by claim 1. If Applicant believes that his circuit operates different from that of Petted's invention, then there must be some other limitation and/or component, which are not recited in the claim of the instant application.

In addition, Applicant alleges that "[T]he Examiner acknowledges that Petted does not disclose this feature" (the above argument). Examiner respectfully disagrees since there is no such a statement in the Office Action dated 01-10-05.

Lastly, Applicant concludes that "[T]he combination of circuit and control circuit of the present invention" brings about the advantageous result. Examiner respectfully disagrees since there is no such combination as recited in claim 1 of the instant application. Claim 1 calls for a slew rate control circuit comprising in/output nodes, a transistor and two resistors wherein the limitation "the control circuit", line 19, refers "a slew rate control circuit" recited on line 1 of claim. Thus, there is no combination of circuit and the control circuit as alleged by Applicant.

Application/Control Number: 10/743,171 Page 5

Art Unit: 2816

Allowable Subject Matter

4. Claims 3-6, 8, 9, 12-18, 22-25, 27-30 and 32-37 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

- 5. The following is a statement of reasons for the indication of allowable subject matter: the prior art of record fails to disclose an apparatus and method thereof comprising elements being configured as recited in claims. Specifically, none of the prior art teaches or fairly suggests, among other things, the following limitations:
 - The ramped down voltage signal provided at the output voltage node ramps down from 0 volts to a first negative voltage level as required by claims 3 and 22.
 - The level shifting circuitry is operative to level shift a second ramped up voltage signal applied to the input voltage node to the first ramped up voltage signal provided at the second terminal of the input resistor as required by claims 8 and 27.
 - The controlled bias current source coupled to the gate of the first transistor, the controlled bias current source being operative to bias the first transistor within its active operating region by applying a controlled current to the gate of the first transistor as required by claims 12 and 32.
 - The controlled bias current source is operative to apply the controlled current to the gate of the first transistor after the first ramped up voltage signal ramps to a predetermined voltage level and after a predetermined time delay, thereby reducing

an on-resistance between the drain and the source of the first transistor as required by claims 14 and 34.

- A third resistor coupled between the first circuit node and the gate of the first transistor, wherein a voltage across the third resistor is operative to provide compensation for a voltage across the gate and the source of the first transistor as required by claims 18 and 29.
- The controlled bias current source is operative to sequentially increase a level of the controlled current applied to the first transistor gate from a first current level to at least one second current level greater than the first current level after the first ramped up voltage signal ramps to a predetermined voltage level as required by claims 16 and 36. And,
- A combination of the first transistor and the feedback resistor forms a closed control loop, and further including a controllable switch disposed within the control loop, the switch being controllable to open before the controlled current is applied to the gate of the first transistor' by the controlled bias current source as required by claims 17 and 37.

Conclusion

6. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Application/Control Number: 10/743,171

Art Unit: 2816

Page 7

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to An T. Luu whose telephone number is 571-272-1746. The examiner can normally be reached on 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy P. Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

An T. Luu 4-20-05 ATL

/ TMOTHY P. CALLAHAN
UPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800